

## 3/4-Cell Lithium-Ion/Polymer Protector

### Features

- High Detection Accuracy
  - Overcharge Detection:  $\pm 25\text{mV}$
  - Overdischarge Detection:  $\pm 80\text{mV}$
  - Discharge Overcurrent Detection:  $\pm 25\text{mV}$
- Discharge Overcurrent Protection
- High Withstand Voltage
  - Absolute maximum ratings: 40V (VDD – VSS)
- Low Supply Current
  - Supply current: 9 $\mu\text{A}$  (Typ.)
  - Standby current: 0.1 $\mu\text{A}$  (Max.) (Power Down Mode)
- Three Types of Current Protections
- Ultra Small Package
  - TSSOP16

### Descriptions

The NT1775 protects lithium-ion/lithium-polymer rechargeable battery in the abnormal events of overcharge, overdischarge, discharge overcurrent and for a 3/4-cell lithium-ion/lithium polymer battery pack.

If any of above abnormal conditions occurred, NT1775 would turn off the MOSFETs to protect battery.


NT1775 would enter power down mode when overdischarge protection occurs to minimize the current consumption.

The tiny package of 16 pin TSSOP is especially suitable for the battery packs in portable devices.

### Applications

- Lithium-ion rechargeable battery packs
- Lithium-polymer rechargeable battery packs

### Typical Application Circuit



## Pins Configurations

NT1775						
1	COP	VDD		16		
2	VMP	VC1		15		
3	DOP	VC2		14		
4	VINI	VC3		13		
5	CDT	VC4		12		
6	CCT	CTL		11		
7	VSS	SEL		10		
8	NC	NC		9		

## Ordering Information

NT1775-XXX XX  
 Version Type      Package Type  
 Q1: TSSOP16

## Marking Information

NT1775-XXX  
 Version Type

Part Number	Overcharge Detection Voltage ( $V_{ov}$ )	Overcharge Release Voltage ( $V_{REL1}$ )	Overdischarge Detection Voltage ( $V_{od}$ )	Overdischarge Release Voltage ( $V_{REL2}$ )	Discharge Overcurrent Detection Voltage 1 ( $V_{DOC1}$ )	0V Battery Charge Function
NT1775-JPM	4.275	4.075	2.3	2.7	0.130	Available
NT1775-ENK	4.350	4.150	2.4	3.0	0.150	Available
NT1775-GNG	4.300	4.150	2.4	3.0	0.200	Available

For any changes to the detection voltage or other parameters, please contact Neotec.

## Pins Description

No.	Symbol	Description														
1	COP	FET gate control pin for charging path (Nch open-drain output)														
2	VMP	Voltage detection pin between VDD and VMP (Short-circuit detection pin)														
3	DOP	FET gate control pin for discharging path (CMOS output)														
4	VINI	Voltage detection pin between VSS and VINI (Overcurrent 1,2 detection pin)														
5	CDT	Capacitor connection for overdischarge detection, overcurrent detection 1 delay time														
6	CCT	Capacitor connection for overcharge detection delay time														
7	VSS	Negative power input pin														
8	NC	No connection														
9	NC	No connection														
10	SEL	Pin for switching 3cell/4cell series SEL pin=VSS: 3cell, SEL pin=VDD: 4cell														
11	CTL	Control of charge FET and discharge FET <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>CTL Pin</th> <th>COP Pin</th> <th>DOP Pin</th> </tr> <tr> <td>High</td> <td>Hi-Z</td> <td>VDD</td> </tr> <tr> <td>Open</td> <td>Hi-Z</td> <td>VDD</td> </tr> <tr> <td>Low</td> <td>Normal status*</td> <td>Normal status*</td> </tr> </table>			CTL Pin	COP Pin	DOP Pin	High	Hi-Z	VDD	Open	Hi-Z	VDD	Low	Normal status*	Normal status*
CTL Pin	COP Pin	DOP Pin														
High	Hi-Z	VDD														
Open	Hi-Z	VDD														
Low	Normal status*	Normal status*														
12	VC4	Cell 4 positive voltage and cell 3 negative voltage input pin														
13	VC3	Cell 3 positive voltage and cell 2 negative voltage input pin														
14	VC2	Cell 2 positive voltage and cell 1 negative voltage input pin														
15	VC1	Cell 1 positive voltage input pin														
16	VDD	Power supply input pin														

## Absolute Maximum Ratings

Symbol	Descriptions		Rating	Units
VDD	Input voltage between VDD and VSS		Vss – 0.3 to Vss + 40	V
V <sub>IN</sub>	Input Voltage	VC1, VC2, VC3, VC4, CTL, SEL	Vss - 0.3 to VDD + 0.3	V
		CCT, CDT, VINI pins	Vss - 0.3V to Vss + 8.0V	
V <sub>VMP</sub>	VMP pin		Vss – 0.3 to Vss + 40	V
V <sub>CO</sub>	Output Voltage	COP pin	Vss –0.3 to Vss + 40	V
V <sub>DO</sub>		DOP pin	Vss - 0.3 to VDD + 0.3	V
P <sub>D</sub>	Power Dissipation		400	mW
T <sub>OPT</sub>	Operating Temperature Range		-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range		-55 to +125	°C

Applying any over "Absolute Maximum Ratings" practices can possibility damage the device. These data are indicated the absolute maximum values only but not implied any operational performance.

## Electrical Characteristics

(Ta = 25°C)

Symbol	Item	Conditions	MIN	TYP	MAX	Unit
<b>Detection Voltage</b>						
V <sub>OV</sub>	Overcharge detection voltage	-	V <sub>OV</sub> - 0.025	V <sub>OV</sub>	V <sub>OV</sub> + 0.025	V
V <sub>REL1</sub>	Overcharge release voltage	-	V <sub>REL1</sub> - 0.050	V <sub>REL1</sub>	V <sub>REL1</sub> + 0.050	V
V <sub>OD</sub>	Overdischarge detection voltage	-	V <sub>OD</sub> - 0.080	V <sub>OD</sub>	V <sub>OD</sub> + 0.080	V
V <sub>REL2</sub>	Overdischarge release voltage	-	V <sub>REL2</sub> - 0.100	V <sub>REL2</sub>	V <sub>REL2</sub> + 0.100	V
V <sub>DOC1</sub>	Discharge overcurrent detection voltage 1	-	V <sub>DOC1</sub> - 0.025	V <sub>DOC1</sub>	V <sub>DOC1</sub> + 0.025	V
V <sub>DOC2</sub>	Discharge overcurrent detection voltage 2	-	0.4	0.5	0.6	V
V <sub>SHORT</sub>	Short detection voltage	VDD reference	0.9	1.2	1.5	V
<b>Delay Time</b>						
t <sub>OV</sub>	Output delay time of overcharge	CCT pin capacitance=0.1μF	0.5	1.0	1.5	s
t <sub>OD</sub>	Output delay time of overdischarge	CDT pin capacitance=0.1μF	50	100	150	ms
t <sub>DOC1</sub>	Output delay time of discharge over current 1		5	10	15	ms
t <sub>DOC2</sub>	Output delay time of discharge over current 2	-	0.4	1	1.6	ms
t <sub>SHORT</sub>	Output delay time of short detection	FET gate capacitance=2000pF	100	300	600	μs
<b>Current Consumption</b>						
I <sub>DD</sub>	Supply current	V1=V2=V3=V4=3.5V	-	9	15	μA
I <sub>PDN</sub>	Current consumption at power down	V1=V2=V3=V4=1.5V	-	-	0.1	μA
I <sub>VC1</sub>	VC1 pin current	V1=V2=V3=V4=3.5V	-0.3	0	0.3	μA
I <sub>VC2</sub>	VC2 pin current	V1=V2=V3=V4=3.5V	-0.3	0	0.3	μA
I <sub>VC3</sub>	VC3 pin current	V1=V2=V3=V4=3.5V	-0.3	0	0.3	μA
I <sub>VC4</sub>	VC4 pin current	V1=V2=V3=V4=3.5V	-0.3	0	0.3	μA
I <sub>CTLH</sub>	CTL pin current "H"	V1=V2=V3=V4=3.5V V <sub>CTL</sub> =VDD	-	-	0.1	μA
I <sub>CTLL</sub>	CTL pin current "L"	V1=V2=V3=V4=3.5V V <sub>CTL</sub> =V <sub>SS</sub>	-0.8	-	-	μA
I <sub>SELH</sub>	SEL pin current "H"	V1=V2=V3=V4=3.5V V <sub>SEL</sub> =VDD	-	-	0.1	μA
I <sub>SELL</sub>	SEL pin current "L"	V1=V2=V3=V4=3.5V V <sub>SEL</sub> =V <sub>SS</sub>	-0.1	-	-	μA
<b>Input Voltage</b>						
V <sub>DD</sub>	Operating voltage between VDD and VSS	Output voltage of COP and DOP fixed	4.0	-	26	V
V <sub>CTLH</sub>	CTL input voltage "H"	-	2.7	-	-	V
V <sub>CTLL</sub>	CTL input voltage "L"	-	-	-	1	V
V <sub>SELH</sub>	SEL input voltage "H"	-	VDD × 0.8	-	-	V
V <sub>SELL</sub>	SEL input voltage "L"	-	-	-	VDD × 0.2	V

## Electrical Characteristics (continued)

Symbol	Item	Conditions	MIN.	TYP.	MAX.	Unit
<b>0V Battery Charging Function</b>						
V <sub>0CHA</sub>	0V battery charge starting charger voltage	0V battery charging available	-	1.6	2.0	V
V <sub>0INH</sub>	0V battery charge inhibition battery voltage	0V battery charging unavailable	-	-	1.4	V
<b>Output Current</b>						
I <sub>C0H</sub>	COP pin leakage current	V <sub>COP</sub> =24V	-	-	0.1	μA
I <sub>C0L</sub>	COP pin sink current	V <sub>COP</sub> =V <sub>SS</sub> +0.5V	10	-	-	μA
I <sub>D0H</sub>	DOP pin source current	V <sub>DOP</sub> =V <sub>DD</sub> -0.5V	10	-	-	μA
I <sub>D0L</sub>	DOP pin sink current	V <sub>COP</sub> =V <sub>SS</sub> +0.5V	10	-	-	μA
<b>VMP Internal Resistance</b>						
R <sub>VMD</sub>	Internal resistance between VMP and VDD	V1=V2=V3=V4=3.5V	0.5	1	1.5	MΩ
R <sub>VMS</sub>	Internal resistance between VMP and V <sub>SS</sub>	V1=V2=V3=V4=1.8V	450	900	1800	KΩ

(1) Short-circuit detection delay time is time between VMP and DOP changes

## Measurement Methods

### (1) Measurement 1 (Measurement circuit 1)

- 1) Set V1=V2=V3=V4=3.5V, S1=ON and S2=OFF, enter normal condition.
- 2) The measured current at VSS pin is the supply current ( $I_{DD}$ )
- 3) Set V1=V2=V3=V4=1.5V, S1=OFF and S2=ON, enter power down mode.
- 4) The measured current at VSS pin is the current consumption at power down ( $I_{PDN}$ )

### (2) Measurement 2 (Measurement circuit 2)

- 1) Set V1=V2=V3=V4=3.5V,  $V_{SEL}=VDD$ ,  $V_{VMP}=V_{VINI}=V_{CTL}=0V$  and S1=OFF, enter normal condition.
- 2) Initialize V1 voltage from 3.5V and increase gradually. The V1 voltage is the overcharge detection voltage ( $V_{OV}$ ) when COP pin switches from low to high.
- 3) Decrease V1 gradually. The V1 voltage is the overcharge release detection voltage ( $V_{REL1}$ ) when COP pin switches from high to low.
- 4) Further decrease V1. The V1 voltage is the overdischarge detection voltage ( $V_{OD}$ ) when DOP pin switches from low to high. Increase V1 gradually. When DOP pin switches from high to low, the V1 voltage is the overdischarge release detection voltage ( $V_{REL2}$ ).  
When the voltage of  $V_n$  ( $n=2$  to 4) is changed. The overcharge detection/release voltage ( $V_{OV}/V_{REL1}$ ) overdischarge detection/release voltage ( $V_{OD}/V_{REL2}$ ) can be determined in the same way as when  $n=1$ .

### (3) Measurement 3 (Measurement circuit 2)

- 1) Set V1=V2=V3=V4=3.5V,  $V_{SEL}=VDD$ ,  $V_{VMP}=V_{VINI}=V_{CTL}=0V$ , S1=OFF, enter normal condition.
- 2) Initialize  $V_{VINI}$  from 0V and increase gradually. When both COP and DOP pins switch from low to high, the  $V_{VINI}$  voltage is the discharge overcurrent detection voltage1 ( $V_{DOC1}$ ).

### (4) Measurement 4 (Measurement circuit 2)

- 1) Set V1=V2=V3=V4=3.5V,  $V_{SEL}=VDD$ ,  $V_{VMP}=V_{VINI}=V_{CTL}=0V$ , S1=ON, enter normal condition.
- 2) Initialize  $V_{VINI}$  from 0V and increase gradually. When both COP and DOP pins switch from low to high, the  $V_{VINI}$  voltage is the discharge overcurrent detection voltage2 ( $V_{DOC2}$ ).

### (5) Measurement 5 (Measurement circuit 2)

- 1) Set V1=V2=V3=V4=3.5V,  $V_{SEL}=VDD$ ,  $V_{VMP}=V_{VINI}=V_{CTL}=0V$ , S1=OFF, enter normal condition.
- 2) Initialize  $V_{VMP}$  from 0V and increase gradually. When both COP and DOP pins switch from low to high, the  $V_{VMP}$  voltage is the short detection voltage ( $V_{SHORT}$ ).

### (6) Measurement 6 (Measurement circuit 2)

- 1) Set V1=V2=V3=V4=3.5V,  $V_{SEL}=VDD$ ,  $V_{VM}=V_{VINI}=V_{CTL}=0V$ , S1=OFF, enter normal condition.
- 2) Initialize  $V_{CTL}$  from 0V and increase gradually. When both COP and DOP pins switch from low to high, the  $V_{CTL}$  voltage is the CTL input voltage "H" ( $V_{CTLH}$ ).
- 3) Decrease  $V_{CTL}$  from VDD gradually. When both COP and DOP pins switch from high to Low, the  $V_{CTL}$  is the CTL input voltage "L" ( $V_{CTLL}$ ).

### (7) Measurement 7 (Measurement circuit 2)

- 1) Set V1=V2=V3=3.5V,  $V4=V_{SEL}=0V$ ,  $V_{VMP}=V_{VINI}=V_{CTL}=0V$ , S1=OFF, enter normal condition.
- 2) Decrease  $V_{SEL}$  from VDD gradually. When DOP pin switches from high to Low, the  $V_{SEL}$  is the SEL input voltage "L" ( $V_{SELL}$ ).
- 3) Initialize  $V_{SEL}$  from 0V and increase gradually. When DOP pin switches from low to high, the  $V_{SEL}$  voltage is the SEL input voltage "H" ( $V_{SELH}$ ).

**(8) Measurement 8** (Measurement circuit 3)

- 1) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{VMP}=V_{VINI}=0V$ ,  $S1=ON$ .  $S2=OFF$ , enter normal condition.
- 2) Increase  $V1$  from 3.5V to 4.4V immediately (within 10us). The overcharge detection delay time ( $t_{OV}$ ) is the period from the time  $V1$  gets to 4.4V till COP pin switches from high to low.
- 3) Set  $V1=3.5V$ ,  $V2=0V$ ,  $S1=ON$  and  $S2 = OFF$ , enter normal condition.
- 4) Decrease  $V1$  from 3.5V to ( $V_{OD}-0.1V$ ) immediately (within 10us). The overdischarge detection delay time ( $t_{OD}$ ) is the period from the time  $V1$  gets to ( $V_{OD}-0.1V$ ) till DOP pin switches from high to low.

**(9) Measurement 9** (Measurement circuit 3)

- 1) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{VMP}=V_{VINI}=0V$ ,  $S1=ON$ .  $S2=OFF$ , enter normal condition.
- 2) Increase  $V_{VINI}$  from 0V to  $V_{DOC1}$  (Max.)+10mV immediately (within 10us). The discharge overcurrent detection delay time 1 ( $t_{DOC1}$ ) is the period from the time  $V_{VINI}$  gets to  $V_{DOC1}$  (Max.)+10mV till COP and DOP pin switches from low to high.
- 3) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{VMP}=V_{VINI}=0V$ ,  $S1=OFF$ .  $S2=ON$ , enter normal condition.
- 4) Increase  $V_{VINI}$  from 0V to  $V_{DOC2}$  (Max.)+0.1V immediately (within 10us). The discharge overcurrent detection delay time 2 ( $t_{DOC2}$ ) is the period from the time  $V_{VINI}$  gets to  $V_{DOC2}$  (Max.)+0.1V till COP and DOP pin switches from low to high.
- 5) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{VMP}=V_{VINI}=0V$ ,  $S1=OFF$ .  $S2=ON$ , enter normal condition.
- 6) Increase  $V_{VMP}$  from 0V to 1.7V immediately (within 10us). The short detection delay time ( $t_{SHORT}$ ) is the period from the time  $V_{VMP}$  gets to 1.7V till COP and DOP pin switches from low to high.

**(10) Measurement 10** (Measurement circuit 4)

- 1) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{COP}=V_{DOP}=V_{VMP}=V_{CTL}=0V$ ,  $V_{SEL}=VDD$ .  $VDD/I_{VMD}$  is the internal resistance between VDD and VMP ( $R_{VMD}$ ).
- 2) Set  $V1=V2=V3=V4=1.8V$ ,  $V_{COP}=V_{CTL}=0V$ ,  $V_{DOP}=V_{VMP}=V_{SEL}=VDD$ .  $VDD/I_{VMS}$  is the internal resistance between VSS and VMP ( $R_{VMS}$ ).

**(11) Measurement 11** (Measurement circuit 4)

- 1) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{COP}=V_{DOP}=V_{CTL}=0V$ ,  $V_{SEL}=V_{VMP}=VDD$ , the current flowing through the CTL pin is the CTL pin current "L" ( $I_{CTLl}$ ). Then, set  $V_{CTL}=VDD$ , the current flowing through the CTL pin is the CTL pin current "H" ( $I_{CTLH}$ ).
- 2) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{COP}=V_{DOP}=V_{CTL}=0V$ ,  $V_{SEL}=V_{VMP}=VDD$ , the current flowing through the SEL pin is the SEL pin current "H" ( $I_{SELH}$ ). Then, set  $V_{SEL}=0V$ , the current flowing through the SEL pin is the SEL pin current "L" ( $I_{SELL}$ ).

**(12) Measurement 12** (Measurement circuit 4)

- 1) Set  $V1=V2=V3=V4=6V$ ,  $V_{DOP}=V_{CTL}=0V$ ,  $V_{SEL}=V_{VMP}=V_{COP}=VDD$ , the current flowing through the COP pin is the COP pin leakage current ( $I_{COH}$ ). Then, set  $V_{COP}=Vss+0.5V$ , the current flowing through the COP pin is the COP pin sink current ( $I_{COL}$ ).
- 2) Set  $V1=V2=V3=V4=3.5V$ ,  $V_{CTL}=0V$ ,  $V_{SEL}=V_{COP}=VDD$ ,  $V_{VMP}=VDD-2V$ ,  $V_{DOP}=VDD-0.5V$ , the current flowing through the DOP pin is the DOP pin source current ( $I_{DOS}$ ). Then, set  $V_{VMP}=VDD$ ,  $V_{DOP}=Vss+0.5V$ , the current flowing through the DOP pin is the DOP pin sink current ( $I_{DOL}$ ).


**(13) Measurement 13** (Measurement circuit 5)

- 1) Set  $V1=V2=V3=V4=0V$ , increase  $V_{VMP}$  from 0V gradually.
- 2) The  $V_{VMP}$  voltage is the 0V charge starting voltage ( $V_{OCHA}$ ) when COP pin voltage is 1V lower than the  $V_{VMP}$  voltage.


**(14) Measurement 14** (Measurement circuit 5)

- 1) Set  $V1=V2=V3=V4=24V$ , increase  $V_{VMP}$  from 0V gradually.
- 2) The  $V1$  voltage is the 0V charge inhibition voltage ( $V_{OINH}$ ) when COP pin voltage should be higher than  $V_{VMP}-1V$ .




## Measurement Circuit




**Measurement circuit 1**



**Measurement circuit 2**


**Measurement circuit 3**

**Measurement circuit 4**

**Measurement circuit 5**

## Block Diagram



## Operations

The NT1775 provides overcharge, overdischarge, discharge overcurrent, and short circuit protections for the 3/4-cell battery pack. When the battery pack is in charging stage, the current flow is from EB+ to EB- through the batteries. NT1775 continuously senses all the battery voltage by VC1~VC4 pins if the overcharge occurs. On the other hand, when the battery pack is in discharging stage, the current flow is from EB+ to EB- through the load. NT1775 also senses all battery voltages by VC1~VC4 pins if the overdischarge occurs. As discharging, there is a positive voltage between VSS and EB-, because the current passing through  $R_{SENSE}$ . NT1775 detects this positive voltage by VINI pin if the discharge overcurrent occurs as well. Further, NT1775 also provide a short protection by detecting the voltage drop between VDD and VMP pins.

### (1) Overcharge Condition

#### 1) Overcharge Protection

When any of the cells voltage is equal to or higher than the overcharge detection voltage ( $V_{OV}$ ) for a certain delay time ( $t_{ov}$ ), NT1775 would turn off the external Pch MOSFET by COP pin to protect the pack from being overcharged. In the meanwhile, COP pin turns to "H" from "L" level.

#### 2) Overcharge Protection Release

The overcharge protection can be released by either of the following conditions,

- Removed charger and connect a load (100KΩ typically) when all battery voltages are lower than the detection voltage  $V_{OV}$
- All battery voltages are lower than the overcharge release voltages  $V_{REL1}$ .

### (2) Overdischarge Condition

#### 1) Overdischarge Protection

When any of the cells is lower than the overdischarge detection voltage ( $V_{OD}$ ) for a certain delay time ( $t_{od}$ ), NT1775 would turn off the external Pch MOSFET by DOP pin to protect the pack from being overdischarged.

#### 2) Overdischarge Protection Release

The overdischarge protection can be released by connecting a charger when all battery voltages are equal to or higher than the overdischarge detection voltage ( $V_{OD}$ ).

### (3) Power Down Condition

#### 1) Entering to Power Down Mode

NT1775 enters to the power down mode when overdischarge protection occurs. The VMP pin voltage would be pulled low through the  $R_{VMS}$  resister and the internal circuits would be turned off; therefore, the standby current consumption of NT1775 could be reduced to lower than 100nA (Max.).

#### 2) Power Down Mode Release

The power down mode would be released when a charger is connected with the condition that the VMP pin voltage is around VDD/2 or higher.

#### (4) Discharge Overcurrent Condition

##### 1) Discharge Overcurrent Protection

The NT1775 provides 3 levels of discharge overcurrent protection - discharge overcurrent 1, discharge overcurrent 2 and short circuit protection. When any of the discharge overcurrent conditions happens, the level of DOP pin would become to "H" from "L" to turn off the MOSFET to cut off the discharge path.

- a) Discharge overcurrent 1 protection happens when VINI pin voltage is in the condition of  $V_{DOC1} \leq V_{VINI} < V_{DOC2}$  and lasts for a delay time longer than the specified delay time ( $t_{DOC1}$ ).
- b) Discharge overcurrent 2 protection starts when VINI pin voltage is in the condition of  $V_{DOC2} \leq V_{VINI} < V_{SHORT}$  and for lasts for a delay time longer than the specified delay time ( $t_{DOC2}$ ).
- c) Short circuit protection occurs when VMP pin voltage is in the condition of  $VDD - V_{VMP} \geq V_{SHORT}$  and for lasts for a delay time longer than the specified delay time ( $t_{SHORT}$ ).

##### 2) Discharge Overcurrent Protection Release

Any of the discharge overcurrent/short protections would be released to the normal mode when the load current reduces to the specified current (load resistance  $> 30M\Omega$ ) or the voltage drop between VDD and V<sub>VMP</sub> pins is lower than  $V_{SHORT}$ .

#### (5) 0 V Battery Charge Function

NT1775 provides a 0 V battery charge function which the batteries can be charged when the charger voltage is higher than  $V_{OCHA}$ .

#### (6) Delay Time Setting

The overcharge delay time ( $t_{OV}$ ) depend on the external capacitor's capacitance value to the CCT pin. The overdischarge detection delay time ( $t_{OD}$ ) and the discharge overcurrent delay time 1 ( $t_{DOC1}$ ) depend on the external capacitor's capacitance value to the CDT pin. The other delay times, discharge overcurrent delay time 2 ( $t_{DOC2}$ ), and short detection delay time ( $t_{SHORT}$ ) are internally fixed.

	Min.	Typ.	Max.	
$t_{OV}$ [s] =	(5.00,	10.0,	15.0)	$\times CCCT$ [ $\mu F$ ]
$t_{OD}$ [s] =	(0.50,	1.00,	1.50)	$\times CCDT$ [ $\mu F$ ]
$t_{DOC1}$ [s] =	(0.05,	0.10,	0.15)	$\times CCDT$ [ $\mu F$ ]

Note: The capacitance deviation of the capacitors is not included in the equation above.

#### (7) CTL pin

NT1775 provides a CTL pin to control the DOP and COP status. This control function takes precedence over all of the protection functions.

##### Conditions set by CTL pin

CTL Pin	COP Pin	DOP Pin
High	Hi-Z	VDD
Open	Hi-Z	VDD
Low	Normal status*	Normal status*

\* The all detection circuits take control of the normal status.

**(8) SEL pin**


SEL pin is used to switch 4-cell application to the 3-cell. VC4 pin's detection function is prohibited when the SEL pin is connected to the VSS.

**Conditions Set by SEL pin**


SEL Pin	Condition
High	4-cell protection
Open	Undefined
Low	3-cell protection

## Operation Timing Charts

### (1) Overcharge Detection, Overdischarge Detection




## (2) Overcurrent Detection




## Application Circuit

### 1. 3-cell Application



### 2. 4-cell Application



**Constant for external components**


Symbol	Parts	Recommend	Min.	Max.
Charging FET	P channel MOSFET	---	---	---
Discharging FET	P channel MOSFET	---	---	---
R <sub>VDD</sub>	Resistor	51Ω	4.7Ω	100Ω
R <sub>VC1</sub>	Resistor	1KΩ	1KΩ	10KΩ
R <sub>VC2</sub>	Resistor	1KΩ	1KΩ	10KΩ
R <sub>VC3</sub>	Resistor	1KΩ	1KΩ	10KΩ
R <sub>VC4</sub>	Resistor	1KΩ	1KΩ	10KΩ
R <sub>CO</sub>	Resistor	5.1KΩ	2KΩ	10KΩ
R <sub>DOP</sub>	Resistor	5.1KΩ	2KΩ	10KΩ
R <sub>COP</sub>	Resistor	1MΩ	0.1MΩ	1.2MΩ
R <sub>VMP</sub>	Resistor	100KΩ	51KΩ	120KΩ
R <sub>CTL</sub>	Resistor	1KΩ	1KΩ	100KΩ
R <sub>VINI</sub>	Resistor	1KΩ	1KΩ	100KΩ
R <sub>SEL</sub>	Resistor	1KΩ	1KΩ	100KΩ
R <sub>SENSE</sub>	Resistor	----	----	----
R <sub>VSS</sub>	Resistor	0Ω	0Ω	51Ω
C <sub>VC1</sub>	Capacitor	0.1μF	0.1μF	0.33μF
C <sub>VC2</sub>	Capacitor	0.1μF	0.1μF	0.33μF
C <sub>VC3</sub>	Capacitor	0.1μF	0.1μF	0.33μF
C <sub>VC4</sub>	Capacitor	0.1μF	0.1μF	0.33μF
C <sub>CCCT</sub>	Capacitor	0.1μF	----	----
C <sub>CDT</sub>	Capacitor	0.1μF	----	----
C <sub>VSS</sub>	Capacitor	2.2μF	2.2μF	10μF
D1	ZENER	24V	----	----

- 1) If the threshold voltage of an FET is lower than 0.4V, the FET may not stop the charging current.  
If the charger voltage is higher than the withstand voltage between the gate and source, the FET may be damaged.
- 2) For good noise immunity, C<sub>VC1</sub>, C<sub>VC2</sub>, C<sub>VC3</sub>, C<sub>VC4</sub> should be connected to ground.
- 3) For short-circuit protection, the R<sub>CO</sub> should be placed for current limit.
- 4) Using an overspec R<sub>VC1</sub>, R<sub>VC2</sub>, R<sub>VC3</sub>, R<sub>VC4</sub>, may result in overcharge detection voltage and release voltage higher than the expectation.  
If R<sub>VC1</sub> has a high resistance, the voltage between VDD and VSS may be higher than absolute maximum rating when a charger is connected reversely since the current flows from the charger to IC.

**Caution: The application circuit above is for reference only. To determine the correct constants, evaluation of actual application is required.**


## Characteristics (Typical Data)

### 1. Current consumption




### 2. Detection Voltage


#### 2.1 V<sub>Ov</sub> vs. T<sub>a</sub>




#### 2.2 V<sub>Od</sub> vs. T<sub>a</sub>



#### 2.3 V<sub>D<sub>OC</sub>1</sub> vs. T<sub>a</sub>




#### 2.4 V<sub>D<sub>OC</sub>2</sub> vs. T<sub>a</sub>




### 3. Detection Delay time


#### 3.1 tOV vs. Ta




#### 3.2 tOD vs. Ta



#### 3.3 tDOC1 vs. Ta






#### 3.4 tDOC2 vs. Ta



## Package Information

### 16-Pin TSSOP



SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.20
A1	0.00	—	0.15
A2	0.80	1.00	1.05
b	0.19	0.22	0.30
D	4.9	5.0	5.1
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
e	—	0.65BSC	—
L	0.45	0.60	0.75
L1	—	1.00	—
θ	0°	—	8°
θ 1	—	12REF	—


NOTES: 1. All dimensions show in mm

2. Reference : JEDEC MO-153AB

3. TSSOP-16L-A

## Layout Guide

For 4-cell application



## Revision History

Version	Date	Revision	Page
3.08	2008/02/14	1) Add temperature coefficient	18~19
3.07	2008/02/01	1) Update the specification of short-circuit detection delay time	4
3.06	2007/11/16	1) Update the constant of $R_{VDD}$ and $R_{VMP}$ 2) Add layout guide	17 19
3.04	2007/7/16	1) Add some application note 2) Update the package information	17 18
3.03	2007/6/26	1) Update the Marking information	2